

## Au8011A: 1A Ultra Low Noise, Ultra Low Dropout Regulator

### General Description


The Au8011A is a low-noise (6  $\mu\text{VRMS}$ ), low-dropout linear regulator (LDO) capable of sourcing 1A with only 75mV of max dropout. The device output voltage is adjustable from 0.8 V to 5.15 V using an external resistor divider.

Au8011A is the ideal choice to power noise-sensitive components found in high speed interfaces such as SERDES, 5G communication infrastructure such as High Speed ADCs, DACs and RF components due to its exceptional PSRR and low noise (6  $\mu\text{VRMS}$ ) characteristics.

The 5V output capability of this device is well suited for RF amplifiers and RF front end. The Au8011A device is also well suited for digital loads such as ASICs, FPGAs, and DSPs that require a low-input voltage and low-output voltage to minimize power dissipation while providing excellent transient performance that caters to current steps in digital loads due to clock domain switching, dynamic power and frequency scaling. The soft-start capability minimizes in-rush current, thereby allowing for a smooth and reliable start-up at the system level.

### Features

- Low Dropout: 75 mV max at 1 A
- 1% (max) Accuracy Over Line, Load, and Temperature
- Output Voltage Noise: 6 $\mu\text{VRMS}$  at 0.8V Vout.
- Input Voltage Range: 1.1 V to 6.5 V
- Output Voltage Range: 0.8 V to 5.15 V (Set by resistor divider)
- Excellent PSRR of 36 dB at 1MHz
- Stable with low ESR ceramic cap
- Supports Power Good function.
- Excellent Load Transient Response
- Adjustable Soft-Start In-Rush Control
- 3 mm  $\times$  3 mm, 8-Pin DFN



**Figure 1 Typical Application Schematic**

### Applications

- 5G MIMO RF front end components
- Digital Loads: SerDes, FPGAs and DSPs
- High-speed Analog Circuits:
  - VCO, ADC, DAC, and LVDS

## Table of Contents

General Description .....	1
Features .....	1
Applications.....	1
1 Pin Configuration.....	4
1.1 Pin Configuration Diagram.....	4
1.2 Pin Description.....	4
2 Electrical Specifications .....	5
3 Detailed Description .....	7
3.1 Overview .....	8
3.2 Functional Block Diagram .....	9
3.3 Feature Description .....	9
3.3.1 Power-Good Function .....	9
3.3.2 Programmable Soft-Start .....	9
3.3.3 Internal Current Limit (ILIM).....	9
3.3.4 Enable.....	9
3.3.5 Active Discharge Circuit.....	10
3.3.6 Undervoltage Lockout (UVLO).....	10
3.3.7 Thermal Protection.....	10
3.4 Device Functional Modes .....	10
3.4.1 Operation with $1.1\text{ V} \leq V_{IN} \leq 6.5\text{ V}$ .....	10
3.4.2 Shutdown .....	10
4 Application and Implementation.....	10
4.1 Recommended Capacitor Types .....	10
4.1.1 Input and Output Capacitor Requirements ( $C_{IN}$ and $C_{OUT}$ ) .....	11
4.1.2 Noise-Reduction and Soft-Start Capacitor ( $C_{NR/SS}$ ) .....	11
4.1.3 Feed-Forward Capacitor ( $C_{FF}$ ).....	11
4.1.4 Optimizing Noise and PSRR.....	11
5 Package Information .....	13
6 Ordering Information .....	13
7 Revision History .....	15
8 Trademarks .....	15
9 Contact Information.....	15

## List of Tables

Table 1 Pin Functions .....	4
Table 2 Absolute Maximum Ratings .....	5
Table 3 ESD Ratings .....	5
Table 4 Recommended Operating Conditions .....	5
Table 5 Thermal Information.....	5
Table 6 Electrical Specifications .....	6
Table 7 Recommended Feedback-Resistor Values .....	12
Table 8 Ordering Information.....	14
Table 9 Revision History .....	15

## List of Figures

---

Figure 1 Typical Application Schematic.....	1
Figure 2 Au8011A Pin Configuration .....	4
Figure 3 Functional Block Diagram .....	9
Figure 4 LDO Operation .....	12
Figure 5 Package Dimensions.....	13

## 1 Pin Configuration

### 1.1 Pin Configuration Diagram




Figure 2 Au8011A Pin Configuration

### 1.2 Pin Description

Table 1 Pin Functions

Pin Name	Pin No.	I/O	Description
OUT	1	O	Regulated output pin. A 4.7 $\mu$ F (Effective Capacitance) or larger ceramic capacitor from OUT to ground is required for stability and must be placed as close to the output as possible. Minimize the impedance from the OUT pin to the load.
FB	2	I	Feedback pin connected to the error amplifier. Although not required, a 10 nF feed-forward capacitor from FB to OUT (as close to the device as possible) is recommended to maximize AC and noise performance.
GND	3	—	Ground pin. This pin must be connected to ground with a low-impedance connection.
PG	4	O	Active-high, power-good pin. An open-drain output indicates when the output voltage reaches 89.3% of the target. The use of a feed-forward capacitor can disrupt PG (power good) functionality.
NC	5		No connect. Ground this pin or leave it floating.
NR/SS	6	—	Noise-reduction and soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and also enables the soft-start function. Although not required, a 10 nF or larger capacitor is recommended to be connected from NR/SS to GND (as close to the pin as possible) to maximize ac performance.
EN	7	I	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN.
VIN	8	I	Input supply voltage pin. A 10 $\mu$ F or larger ceramic capacitor from VIN to ground is recommended to reduce the impedance of the input supply. Place the input capacitor as close to the input as possible.

Pin Name	Pin No.	I/O	Description
Thermal pad		—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

## 2 Electrical Specifications

**Table 2 Absolute Maximum Ratings**

 Over junction temperature range (unless otherwise noted) <sup>[1]</sup>

Parameter	Pin	Min	Max	Units
Voltage	IN, PG, EN	-0.3	7.0	V
	SNS, OUT	-0.3	$V_{IN} + 0.3$ <sup>[2]</sup>	V
	NR/SS, FB	-0.3	3.6	V
Current	OUT	Internally limited		A
	PG (sink current into device)		5	mA
Operating junction temperature, $T_J$		-40	150	°C
Storage temperature, $T_{STG}$		-55	150	°C

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Table 4. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- The absolute maximum rating is  $V_{IN} + 0.3$  V or 7.0 V, whichever is smaller.

**Table 3 ESD Ratings**

Parameter	Conditions	Symbols	Value	Units
Electro Static Discharge	Human Body Model	$V_{ESD}$	$\pm 2000$	V
	Charged Body Model		$\pm 500$	

**Table 4 Recommended Operating Conditions**

Over junction temperature range (unless otherwise noted)

Parameter	Symbol	Min	Typ	Max	Unit
Input supply voltage range	$V_{IN}$	1.1		6.5	V
Output voltage range <sup>[1]</sup>	$V_{OUT}$	0.8		5	V
Enable voltage range	$V_{EN}$	0		$V_{IN}$	V
Output current	$I_{OUT}$	0		1	A
Input capacitor	$C_{IN}$	10			$\mu F$
Output capacitor	$C_{OUT}$	4.7		100	$\mu F$
Power-good pullup resistance	$R_{PG}$	10		100	k $\Omega$
NR/SS capacitor	$C_{NR/SS}$		10		nF
Feed-forward capacitor	$C_{FF}$		10		nF
Operating junction temperature	$T_J$	-40		125	°C

Notes:

- This output voltage range does not include device accuracy or accuracy of the feedback resistors.

**Table 5 Thermal Information**

THERMAL METRIC	Symbol	Au8011A QFN 8 PINS	UNIT
Junction-to-ambient thermal resistance	$R_{\theta JA}$	30.5	°C/W

**Table 6 Electrical Specifications**

Over operating junction temperature range ( $T_J = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ),  $V_{IN} = 1.1\text{ V}$  or  $V_{IN} = V_{OUT(nom)} + 0.4\text{ V}$  (whichever is greater),  $V_{OUT(nom)} = 0.8\text{ V}$  [1],  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 4.7\text{ }\mu\text{F}$ ,  $C_{NR/SS}$  without  $C_{FF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{ k}\Omega$ , unless otherwise noted. Typical values are at  $T_J = 25\text{ }^\circ\text{C}$ .

Parameter	Condition	Symbol	Min	Typ	Max	Units
Input supply voltage range [2]		$V_{IN}$	1.1		6.5	V
Feedback voltage		$V_{FB}$		0.8		V
NR/SS pin voltage		$V_{NR/SS}$		0.8		V
Input supply UVLO	$V_{IN}$ rising	$V_{UVLO(IN)}$		1.02	1.09	V
$V_{UVLO1(IN)}$ hysteresis		$V_{HYS(IN)}$		125		mV
Output Voltage	Range	$V_{OUT}$	0.8–1.0%		5.15+1.0%	V
	Accuracy	$V_{OUT}$	–1.0%		1.0%	%
Line regulation	$I_{OUT} = 5\text{ mA}$ , $1.1\text{ V} \leq V_{IN} \leq 6.5\text{ V}$	$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$		0.01		mV/V
Load regulation	$5\text{ mA} \leq I_{OUT} \leq 1\text{ A}$	$\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$		0.08		mV/A
	$5\text{ mA} \leq I_{OUT} \leq 1\text{ A}$ , $V_{OUT} = 5.0\text{ V}$			0.4		
Dropout voltage	$V_{IN} = 1.1\text{ V}$ , $I_{OUT} = 1\text{ A}$ , $V_{FB} = 0.8\text{ V}$	$V_{DO}$			75	mV
Output current limit	$V_{OUT}$ forced at $0.9 \times V_{OUT(nom)}$ , $V_{IN} = V_{OUT(nom)} + 0.4\text{ V}$	$I_{LIM}$	1.8	2.3	2.8	A
GND pin current	$V_{IN} = 6.5\text{ V}$ , $I_{OUT} = 5\text{ mA}$	$I_{GND}$		2		mA
	$V_{IN} = 1.1\text{ V}$ , $I_{OUT} = 1\text{ A}$			2.4		mA
	Shutdown, PG=open, $V_{IN} = 6.5\text{ V}$ , $V_{EN}=0.5\text{ V}$			1.2	25	$\mu\text{A}$
EN pin current	$V_{IN} = 6.5\text{ V}$ , $V_{EN} = 0\text{ V}$ and $6.5\text{ V}$	$I_{EN}$	-0.1		0.1	$\mu\text{A}$
EN pin low-level input voltage (disable device)		$V_{IL(EN)}$	0		0.5	V
EN pin high-level input voltage (enable device)		$V_{IH(EN)}$	1.1		6.5	V
PG pin threshold	For falling $V_{OUT}$	$V_{IT(PG)}$	$82\% \times V_{OUT}$	$88.3\% \times V_{OUT}$	$93\% \times V_{OUT}$	V
PG pin hysteresis	For rising $V_{OUT}$	$V_{HYS(PG)}$		$1\% \times V_{OUT}$		V
PG pin low-level output voltage	$V_{OUT} < V_{IT(PG)}$ , $I_{PG} = -1\text{ mA}$ (current into device)	$V_{OL(PG)}$			0.4	V
PG pin leakage current	$V_{OUT} > V_{IT(PG)}$ , $V_{PG} = 6.5\text{ V}$	$I_{IKG(PG)}$			1	$\mu\text{A}$
NR/SS pin charging current	$V_{NR/SS} = \text{GND}$ , $V_{IN} = 6.5\text{ V}$	$I_{NR/SS}$	4.0	6.2	9.0	$\mu\text{A}$
FB pin leakage current	$V_{IN} = 6.5\text{ V}$	$I_{FB}$	-100		100	nA
Power supply ripple rejection	$V_{IN} - V_{OUT} = 0.4\text{ V}$ , $I_{OUT} = 1\text{ A}$ , $C_{NR/SS} = 10\text{ nF}$ , $C_{FF} = 10\text{ nF}$ , $C_{OUT} = 22\mu\text{F}$ , $F = 10\text{ kHz}$ , $V_{OUT} = 5.0\text{ V}$	PSRR		48		dB
	$V_{IN} - V_{OUT} = 0.4\text{ V}$ , $I_{OUT} = 1\text{ A}$ , $C_{NR/SS} = 10\text{ nF}$ , $C_{FF} = 10\text{ nF}$ , $C_{OUT} = 22\mu\text{F}$ , $F = 500\text{ kHz}$ , $V_{OUT} = 5.0\text{ V}$			34		dB
	$V_{IN} - V_{OUT} = 0.4\text{ V}$ , $I_{OUT} = 1\text{ A}$ , $C_{NR/SS} = 10\text{ nF}$ , $C_{FF} = 10\text{ nF}$ , $C_{OUT} = 22\mu\text{F}$ , $F = 1\text{ MHz}$ , $V_{OUT} = 5.0\text{ V}$				36	


Parameter	Condition	Symbol	Min	Typ	Max	Units
Output noise voltage	BW = 10Hz to 100 kHz, V <sub>IN</sub> = 1.1 V, V <sub>OUT</sub> = 0.8 V, I <sub>OUT</sub> = 1 A, C <sub>NR/SS</sub> = 100 nF, C <sub>FF</sub> = 10 nF, C <sub>OUT</sub> = 47 μF    10 μF    10 μF	V <sub>N</sub>		6		μV <sub>RMS</sub>
Thermal shutdown temperature	Shutdown, temperature increasing	T <sub>SD</sub>		150		°C
	Reset, temperature decreasing			130		
Operating junction temperature		T <sub>J</sub>	-40		125	°C

Notes:

- V<sub>OUT</sub>(nom) is the expected V<sub>OUT</sub> value set by the external feedback resistors.
- When the device is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.
- The device is not tested under conditions where V<sub>IN</sub> > V<sub>OUT</sub> + 1.7 V and I<sub>OUT</sub> = 1 A, because the power dissipation is higher than the maximum rating of the package.


### 3 Typical Characteristics

#### Power On from EN




V<sub>in</sub>=6.5v, I<sub>o</sub>=5mA, EN to PG=1.53ms, CNRSS=10nF, Cff=1nF

#### Power on from EN with Iload




V<sub>in</sub>=6.5v, I<sub>o</sub>=1A, EN to PG=1ms, CNRSS=10nF, Cff=1nF

#### Load Transient





V<sub>in</sub>=1.1V, V<sub>o</sub>=0.8V, CNR=1nF, Cff=0, C<sub>out</sub>=10uF (5mA -> 1A -> 5mA slew rate: 1A/us)

#### Noise



Conditions: C<sub>out</sub>=10uF, C<sub>nrrs</sub>=100nF, C<sub>ff</sub>=10nF, I<sub>out</sub>=1A, V<sub>IN</sub>=V<sub>out</sub>+0.3V

**PSRR vs Cout**

**PSRR vs frequency and Iout**


## 4 Detailed Description

### 4.1 Overview

The Au8011A is a high-current (1 A), low-noise (6  $\mu$ V<sub>RMS</sub>), high accuracy (1%) low-dropout linear voltage regulator (LDO). These features make the device a robust solution to solve many challenging problems in generating a clean, accurate power supply.

The Au8011A has several features that make the device useful in a variety of applications. As detailed in the Functional Block Diagram section, these features include:

- Low-noise, high-PSRR output
- Power-good output
- Programmable soft-start
- Enable circuitry
- Active discharge
- Thermal protection

Overall, these features make the Au8011A the component of choice because of its versatility and ability to generate a supply for most applications.

## 4.2 Functional Block Diagram




Figure 3 Functional Block Diagram

## 4.3 Feature Description

### 4.3.1 Power-Good Function

The power-good circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. By connecting a pullup resistor to an external supply, any downstream device can receive power-good as a logic signal that can be used for sequencing. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device or devices. Using a pullup resistor from 10 kΩ to 100 kΩ is recommended. The use of a feed-forward capacitor (C<sub>FF</sub>) can cause glitches on start-up, and the power-good circuit may not function normally below the minimum input supply range.

### 4.3.2 Programmable Soft-Start

Soft-start refers to the ramp-up time of the output voltage during LDO turn-on after EN and UVLO exceed the respective threshold voltage. The noise-reduction capacitor (C<sub>NR/SS</sub>) serves a dual purpose of both governing output noise reduction and programming the soft-start ramp time during turn-on. The start up ramp is monotonic and linear in most conditions, however there is a small set of conditions that cause a small initial jump in output voltage.

### 4.3.3 Internal Current Limit (ILIM)

The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events. During a current-limit event, the LDO sources constant current; therefore, the output voltage falls with decreased load impedance. Thermal shutdown can activate during a current limit event because of the high-power dissipation typically found in these conditions. To ensure proper operation of the current limit, minimize the inductances to the input and load. Continuous operation in current limit is not recommended.

### 4.3.4 Enable

The enable pin for the Au8011A is active high. The output of the Au8011A is turned on when the enable pin voltage is greater than its rising voltage threshold (1.1 V, max), and is turned off when the enable pin voltage is less than its falling voltage threshold (0.5 V, min). A voltage less than 0.5 V on the enable pin disables all

internal circuits. At the next turn-on this voltage ensures a normal start up waveform with inrush control, provided there is enough time to discharge the output capacitance.

When the enable functionality is not desired, EN must be tied to  $V_{IN}$ .

#### 4.3.5 Active Discharge Circuit

The Au8011A has an internal pulldown MOSFET that connects a resistance of several hundred ohms to ground when the device is disabled to actively discharge the output voltage when the device is disabled.

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can possibly flow from the output to the input.

#### 4.3.6 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit monitors the input voltage ( $V_{IN}$ ) to prevent the device from turning on before  $V_{IN}$  rises above the lockout voltage. The UVLO circuit also disables the output of the device when  $V_{IN}$  falls below the lockout voltage. The UVLO circuit responds quickly to glitches on  $V_{IN}$  and attempts to disable the output of the device if the rail collapses. As a result of the fast response time of the input supply UVLO circuit, fast and short line transients well below the input supply UVLO falling threshold can cause momentary glitches when asserted or when recovered from the transient.

#### 4.3.7 Thermal Protection

The Au8011A contains a thermal shutdown protection circuit to disable the device when thermal junction temperature ( $T_J$ ) of the main pass-FET exceeds 150°C (typical). Thermal shutdown hysteresis assures that the LDO resets again (turns on) when the temperature falls to 130°C (typical). The thermal time constant of the semiconductor die is fairly short, and thus the device cycles on and off when thermal shutdown is reached until the power dissipation is reduced. For reliable operation, limit the junction temperature to a maximum of 125 °C. Operation above 125 °C can cause the device to exceed its operational specifications. Although the internal protection circuitry of the Au8011A is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the Au8011A into thermal shutdown or above a junction temperature of 125 °C reduces long-term reliability.

### 4.4 Device Functional Modes

#### 4.4.1 Operation with $1.1\text{ V} \leq V_{IN} \leq 6.5\text{ V}$

If the input voltage is equal to or exceeds 1.1 V, the LDO is operational.

#### 4.4.2 Shutdown

Shutting down the device reduces the ground current of the device to a maximum of 25  $\mu\text{A}$ .

## 5 Application and Implementation

NOTE: Information in the following applications sections is not part of the Aura Semiconductor component specification, and Aura Semiconductor does not warrant its accuracy or completeness. Aura Semiconductor's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 5.1 Recommended Capacitor Types

The Au8011A is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR, pin 13). Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature. As a rule of thumb, derate ceramic capacitors by at

least 50%. The input and output capacitors recommended herein account for a capacitance derating of approximately 50%, but at high  $V_{IN}$  and  $V_{OUT}$  conditions (that is,  $V_{IN} = 5.5\text{ V}$  to  $V_{OUT} = 5.0\text{ V}$ ) the derating can be greater than 50% and must be taken into consideration.

### 5.1.1 Input and Output Capacitor Requirements ( $C_{IN}$ and $C_{OUT}$ )

The Au8011A is designed and characterized for operation with ceramic capacitors with effective capacitance of 4.7  $\mu\text{F}$  or greater at the output and 10  $\mu\text{F}$  or greater (5  $\mu\text{F}$  or greater of capacitance) at the input. Place the capacitors as close to the pins as possible to minimize ringing. Caps rated to 125 deg C are recommended.

### 5.1.2 Noise-Reduction and Soft-Start Capacitor ( $C_{NR/SS}$ )

The Au8011A features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor ( $C_{NR/SS}$ ). The use of an external  $C_{NR/SS}$  is highly recommended, especially to minimize in-rush current into the output capacitors. This soft-start eliminates power-up initialization problems when powering field-programmable processors. The controlled voltage ramp of the output also reduces peak in-rush current during start-up, minimizing start-up transients to the input power bus.

Soft-start ramp time can be calculated with Equation 1:

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS} \quad (1)$$

Note that  $I_{NR/SS}$  is provided in Table 6 and has a typical value of 6  $\mu\text{A}$ .

The noise-reduction capacitor, in conjunction with the noise-reduction resistor, forms a low pass filter (LPF) that filters out the noise from the reference before being gained up with the error amplifier, thereby reducing the device noise floor. The LPF is a single-pole filter and the cutoff frequency can be calculated with Equation 2. The typical value of  $R_{NR}$  is 250  $\text{k}\Omega$ . Increasing the  $C_{NR/SS}$  capacitor has a greater affect because the output voltage increases when the noise from the reference is gained up even more at higher output voltages. For low-noise applications, a 10 nF to 1  $\mu\text{F}$   $C_{NR/SS}$  is recommended.

$$f_{cutoff} = 1 / (2 \times \pi \times R_{NR} \times C_{NR/SS}) \quad (2)$$

### 5.1.3 Feed-Forward Capacitor ( $C_{FF}$ )

Although a feed-forward capacitor ( $C_{FF}$ ) from the FB pin to the OUT pin is not required to achieve stability, a 10 nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance  $C_{FF}$  can be used; however, the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled.

### 5.1.4 Optimizing Noise and PSRR

The ultra-low noise floor and PSRR of the device can be improved by careful selection of:

- $C_{NR/SS}$  for the low-frequency range
- $C_{FF}$  in the mid-band frequency range
- $C_{OUT}$  for the high-frequency range
- $V_{IN} - V_{OUT}$  for all frequencies, and

A larger noise-reduction capacitor improves low-frequency PSRR by filtering any noise coupling from the input into the reference. The feed-forward capacitor can be optimized to place a pole-zero pair near the edge of the loop bandwidth and push out the loop bandwidth, thus improving mid-band PSRR. Larger output capacitors and various output capacitors can be used to improve high-frequency PSRR.

5.1.5 Vout selection




Figure 4 LDO Operation

R<sub>1</sub> and R<sub>2</sub> can be calculated for any output voltage range using Equation 3. This resistive network must provide a current equal to or greater than 5 μA for dc accuracy. Using an R<sub>1</sub> of 12.1 kΩ is recommended to optimize the noise and PSRR.



$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2) \tag{3}$$

Table 7 shows the resistor combinations required to achieve several common rails using standard 1%-tolerance resistors.

Table 7 Recommended Feedback-Resistor Values

V <sub>OUT(NOM)</sub> (V)	Feedback Resistor Values	
	R <sub>1</sub> (kΩ)	R <sub>2</sub> (kΩ)
0.9	12.1	97.6
1.00	12.1	48.7
1.10	12.1	32.4
1.20	12.1	26
1.50	12.1	13.7
1.80	12.1	9.76
1.90	12.1	8.87
2.50	12.1	5.76
2.85	12.1	4.75
3.00	12.1	4.42
3.30	12.1	3.83
3.60	12.1	3.48
4.5	12.1	2.61
5.00	12.1	2.32

## 6 Package Information



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.20	0.25	0.30
c	0.203REF		
D	2.90	3.00	3.10
D2	2.35	2.45	2.55
e	0.50BSC		
Nd	1.50BSC		
E	2.90	3.00	3.10
E2	1.50	1.60	1.70
L	0.30	0.40	0.50
h	0.30	0.35	0.40
K	0.30REF		

Figure 5 Package Dimensions

Package MSL rating: MSL2

**Tape and Reel Info:**

Device	Package type	Pins	SPQ 最小 包装 数量	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Au8011BA-DNR	DFN 3X3	8	4000	330	12.3	3.3	3.3	1.1	8	12	Q2 (Top Right)

## 7 Ordering Information

**Table 8 Ordering Information**

Ordering Part Number (OPN)	Marking	Package	Shipping Package	Temperature Range
Au8011BA-DNR	8011BA	8-Pin DFN	Tape and Reel	-40°C to 125°C
Au8011BA-EVB			Evaluation Board	

---

## 8 Revision History

**Table 9 Revision History**

Version Number	Date	Description	Author
1.0	3 <sup>rd</sup> Dec 2021	Release version 1	AuraSemi

## 9 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 10 Contact Information

For more information visit [www.aurasemi.com](http://www.aurasemi.com)

For sales related information please send an email to [sales@aurasemi.com](mailto:sales@aurasemi.com)

Aura Semiconductor Private Limited

---

The information contained herein is the exclusive and confidential property of Aura Semiconductor Private Limited and except as otherwise indicated, shall not be disclosed or reproduced in whole or in part.

---